|
|
#define | CY_SYS_CORE_STATUS_ACTIVE (0x0U) |
| | The core is in Active mode.
|
| |
|
#define | CY_SYS_CORE_STATUS_SLEEP (0x1U) |
| | The core is in sleep mode.
|
| |
|
#define | CY_SYS_CORE_STATUS_DEEPSLEEP (0x3U) |
| | The core is in deep sleep mode.
|
| |
|
#define | CY_SYS_CORE_STATUS_INVALID (0x2U) |
| | Invalid core state.
|
| |
|
#define | CY_SYS_CORE_WAIT_INFINITE (0x0U) |
| | Wait in a loop for Infinite micro second.
|
| |
